The IoT is turning software development upside down
Peter Thorne, Cambashi Ltd.
embedded.com (September 30, 2014)
There are many complexities to a ‘disconnected’ embedded system, but at least the software is operating within a defined domain of memory and processors, together with the I/O registers that connect to real-world sensors, timers, displays and actuators. Development engineers create architecture and design documents to specify every piece of the system, and define the response to every external stimulus. In this type of environment, an embedded system software developer can access all the design documentation. The entire universe for the embedded software in this system is well defined.
The Internet of Things has made the environment for embedded software a lot more complex. Architects and designers are finding ways of making products more functional, more competitive and more convenient by creating ‘systems-of-systems’ to implement and deliver new capabilities.
There are examples in every industry, from aerospace and industrial machinery to healthcare and consumer electronics. If you are building controllers for agricultural machinery today, you have to think about GPS capabilities to enable the connected controller to determine the optimum amount of fertilizer to apply to each square yard of the field.
E-mail This Article | Printer-Friendly Page |
Related Articles
- Reconfiguring Design -> Handel-C backs top-down software development
- How to use snakes to speed up software without slowing down the time-to-market?
- IoT security: hardware vs software
- Power Management for Internet of Things (IoT) System on a Chip (SoC) Development
- Processor-In-Loop Simulation: Embedded Software Verification & Validation In Model Based Development
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)