English
7 µW always on Audio feature extraction with filter banks on TSMC 22nm uLL
The IoT Spurs the Pursuit of Low Power
By Ron Wilson, Editor-in-Chief, Altera Corporation
It is getting increasingly difficult to attend a conference without seeing and hearing way too much of terms like Internet of Things (IoT) and Wearable Computing. But please keep reading. Submerged somewhere in the debate over whether there will be 20 billion or 40 billion IoT devices in five years, an unexpected fatality has gone unmarked. Dead as the proverbial doornail is the assumption that the newest semiconductor technology on the market is the best process technology for your next design. That idea perished an accidental victim of the IoT avalanche.
Nothing could illustrate this unlamented passing more clearly than the recent TSMC Ecosystem Forum in Silicon Valley. Along with updates on 20, 16, and 10 nm processes, the giant foundry’s executives announced no less than five new low-power processes based on older geometries, reaching clear back to 180 nm. Why—and why so many? These questions frame a new reality in small-system design.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Altera Hot IP
Related Articles
- Achieving Low power with Active Clock Gating for IoT in IPs
- Context Based Clock Gating Technique For Low Power Designs of IoT Applications - A DesignWare IP Case Study
- High Speed, Low Power and Flexibility Drive DisplayPort's Increasing Popularity
- Achieving Your Low Power Goals with Synopsys Ultra Low Leakage IO
- How Low Can You Go? Pushing the Limits of Transistors - Deep Low Voltage Enablement of Embedded Memories and Logic Libraries to Achieve Extreme Low Power
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Method for Booting ARM Based Multi-Core SoCs
- An Outline of the Semiconductor Chip Design Flow