English
A Method to Quickly Assess the Analog Front-End Performance in Communication SoCs
By Manuel Mota, Technical Marketing Manager, Synopsys, Inc.
This white paper outlines a simplified method to determine if the electrical characteristics of any given AFE are adequate for the targeted application such as broadband signal transceivers in the context of wireless or wireline connectivity, cellular communications and digital TV and radio broadcast. Additionally, it illustrates a tool to explore tradeoffs between relative performance and operating modes of different components to find the optimal performance, power, area and cost for SoCs.
If you wish to download a copy of this white paper, click here
|
||||||
Synopsys, Inc. Hot IP
Related Articles
- How to specify and integrate successfully a measurement analog front-end including its power computation engine in an energy metering IC
- Multiplexed Energy Metering AFEs Ease ASIC Integration and Provide Significant Cost Reduction
- Achieving FPGA Design Performance Quickly
- Making Better Front-End Architectural Choices Avoids Back-End Timing Closure Issues
- Achieving FPGA Design Performance Quickly
New Articles
- Accelerating RISC-V development with Tessent UltraSight-V
- Automotive Ethernet Security Using MACsec
- What is JESD204C? A quick glance at the standard
- Optimizing Power Efficiency in SOC with PVT Sensor-Assisted DVFS Technology
- Bandgap Reference (BGR) Circuit Design and Transient Analysis in 90nm VLSI Technology
Most Popular
- System Verilog Assertions Simplified
- Accelerating RISC-V development with Tessent UltraSight-V
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Understanding Logic Equivalence Check (LEC) Flow and Its Challenges and Proposed Solution
- Design Rule Checks (DRC) - A Practical View for 28nm Technology
|
E-mail This Article | 
|
|
Printer-Friendly Page |