English
Modern Design Tools Facilitate Tuning DDR4 Signal Paths
Ben Jordan, Altium
EETimes (1/26/2015 12:15 PM EST)
Adjusting the lengths of signal tracks so that the delays are matched and meet the DDR4 specification would be an almost impossible task without modern design tools.
The latest standard in the race for ever-denser and ever-faster dynamic RAM is DDR4, short for double data rate, fourth-generation synchronous dynamic random-access memory. DDR4 memory will operate at speeds between 1600 MHz and 3200 MHz, compared to speeds between 800 MHz and 2400 MHz for DDR3 memory. Standard memory modules will be denser, too. The DDR4 standard specifies DIMMs up 128 Gbytes, compared to a maximum of 16 Gbytes for a DDR3 DIMM.
DDR4 modules employ a hybrid topology. DDR4 designs have parallel, length-matched transmission lines for the data bus and daisy-chained, length-matched transmission lines for the clock, address, and control bus lines. The latter type of topology is sometimes called "fly-by" topology. Each signal is routed sequentially from one device to the next and is then terminated after the last device.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- It Takes tools to Raise a Programmable Mixed Signal SOC
- Mixed-signal tools fall short for SoC designs
- Advanced Topics in FinFET Back-End Layout, Analog Techniques, and Design Tools
- Exploring Machine Learning testing and its tools and frameworks
- A RISC-V ISA Extension For Ultra-Low Power IoT Wireless Signal Processing
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)