NVM OTP NeoBit in Maxchip (180nm, 160nm, 150nm, 110nm, 90nm, 80nm)
Whither Ethernet
By Ron Wilson, Editor-in-Chief, Altera Corporation
Ethernet is spreading—enemies might say metastasizing—into applications far beyond its original use as a local network for workstations. This spread is pushed forward by three primary factors: Ethernet’s culture of standardization and interoperability, reduced price of components because of economy of scale, and the rapid evolution of foundational signaling technology that culture makes possible. At the same time, Ethernet is being pulled into new applications by increasing computerization and the absence of robust common interconnect standards (Figure 1). This pull is coming from areas as diverse as automobiles, industrial controls, and cloud computing centers.
Ethernet’s standards culture is old and deep. The movement began, like so many other seminal ideas, with a development at Xerox’s legendary Palo Alto Research Center (PARC). Ethernet replaced an unscalable spider web of two-wire serial interfaces, multiport switches, and delicate short-range parallel cables with a single shared co-axial cable on which all devices were peers. The appeal was irresistible.
E-mail This Article | Printer-Friendly Page |
|
Intel FPGA Hot IP
Related Articles
- How to cost-efficiently add Ethernet switching to industrial devices
- Maximizing ESD protection for automotive Ethernet applications
- MACsec for Deterministic Ethernet applications
- New Ethernet Adaptation Layer Adds Control Option to MIPI A-PHY Automotive Networks
- Why 400G/800G and Beyond Ethernet for High-Performance Computing Systems
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)