English
Aeonic Generate Digital PLL for multi-instance, core logic clocking
Number of WLAN implementations doubled in a year, says report
 |
Number of WLAN implementations doubled in a year, says report
By Semiconductor Business News
August 1, 2002 (8:39 a.m. EST)
URL: http://www.eetimes.com/story/OEG20020801S0017
BOSTON, Mass. -- The number of WLAN implementations has doubled over the past year while wide-area wireless data initiatives have stagnated, according to a report from market research company The Yankee Group. The report also states that approximately 1 million wireless local-area network (WLAN) access points are used by over 700,000 enterprises including 11,000 large establishments. "In most cases, enterprises should decide on WLAN deployments based on the value of the network for its internal utility, viewing the public WLAN opportunity as 'gravy' unless, of course, some third-party service provider is willing to install the infrastructure for free," said Adam Zawel director of wireless/mobile enterprise and commerce research at Yankee Group, in a statement.
Related Articles
- MEMS market to grow 75-87% over five-year period, says report
- IP market to drive chip recovery, says report
- System-on-chip market to hit 1.3 billion units in 2004, says new report
- Bluetooth to reach $4.4 billion chip potential in 2005, says report
- 2002 will bring more chip consolidation after worst year ever, says Dataquest
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- System Verilog Assertions Simplified
- Smart Tracking of SoC Verification Progress Using Synopsys' Hierarchical Verification Plan (HVP)
- Dynamic Memory Allocation and Fragmentation in C and C++
- Synthesis Methodology & Netlist Qualification
|
E-mail This Article | 
|
|
Printer-Friendly Page |