English
FinFET impact on dynamic power
Arvind Narayanan, Mentor Graphics
EDN (March 11, 2015)
FinFET transistors are now in production at the major foundries, having gone from drawing board to products on the shelf in record time. FinFET adoption has been growing steadily because they deliver better power, performance, and area compared to their planar counterparts. This makes them very compelling for smartphones, tablets, and other products that require long battery life and snappy performance. Figure 1 shows the advantages in speed, power usage, and density of TSMC’s 16nm FinFET process over two other processes.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- A need for static and dynamic Low Power Verification
- How to manage dynamic power in a microcontroller using its non-maskable interrupt
- Employ dynamic power reduction in an ASIC
- Pulse-latch approach reduces dynamic power
- Using dynamic run-time scheduling to improve the price-performance-power efficiency of heterogeneous multicore SoCs
New Articles
- Understanding MACsec and Its Integration
- Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
- The Critical Factors of a High-performance Audio Codec - What Chip Designers Need to Know
- Density Management in Analog Layout Design: Addressing Issues and Ensuring Consistency
- Nexus: A Lightweight and Scalable Multi-Agent Framework for Complex Tasks Automation
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Synthesis Methodology & Netlist Qualification
- Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
- Understanding Logic Equivalence Check (LEC) Flow and Its Challenges and Proposed Solution