LTE-A Release 12 transmitter architecture: analog integration
This two-part article series reviews new developments in the Fourth Generation Long Term Evolution (4G-LTE) cellular standard. The series explores LTE-Advanced (LTE-A) Release-12 (Rel-12) features and the impact on eNodeB radio frequency (RF) transmitters. The articles reveal how analog integration can overcome design challenges arising from the latest 4G developments.
Part 1 was on Technology Evolution and examined market forces driving global adoption of the LTE standard and trends in fourth-generation (4G) radio access technology.
This article explores the analog integration challenges in 4G base stations. Rel-12 features, such as wideband downlink CA, downlink multiple-input multiple-out (MIMO) spatial multiplexing, and AAS with embedded RF, present new design challenges in next-generation eNodeB radios. A bits-to-RF solution can help engineers shape alternative radio transmitter architectures (an example is given). The discussion focuses on novel RF digital-to-analog converter (RF-DAC) technology that yields a single-chip, wideband RF transmitter. Topics include system-level applications of RF-DAC and the integration benefits that it delivers to eNodeB radio design.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related Articles
- Understand LTE-A Release 12 transmitter architecture: Part 1
- A Low Complexity Parallel Architecture of Turbo Decoder Based on QPP Interleaver for 3GPP-LTE/LTE-A
- Simplifying analog and mixed-signal design integration
- The common silicon issues in analog IP integration
- Multiplexed Energy Metering AFEs Ease ASIC Integration and Provide Significant Cost Reduction
New Articles
- Understanding MACsec and Its Integration
- Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
- The Critical Factors of a High-performance Audio Codec - What Chip Designers Need to Know
- Density Management in Analog Layout Design: Addressing Issues and Ensuring Consistency
- Nexus: A Lightweight and Scalable Multi-Agent Framework for Complex Tasks Automation
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Synthesis Methodology & Netlist Qualification
- Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
- Understanding Logic Equivalence Check (LEC) Flow and Its Challenges and Proposed Solution