When Developing New Silicon IP, Is First Pass Success Possible?
Brandt Braswell, Distinguished Member of the Technical Staff, Freescale Semiconductor
Planet Analog (3/31/2015)
If you have worked in the semiconductor industry for more than a few years I am sure you have heard senior leadership speak about the need for your integrated circuit designs to be first pass successes and not the typical two to three spins or more to reach the targeted performance. The question is this: Is first pass success feasible and should be expected? I do not want to stir up a hornets nest with my response but the answer to the question is that it depends. Depends on what you say? Well, the answer depends on several different interwoven complexities that can determine if first pass success is possible. I would like to explore some possible ways to answer this question. Furthermore, the complexity of this question increases when developing complex mixed signal IC’s.
For IC development on the sub nanometer technologies it becomes very expensive to not get it right the first time or at least close to being right the first time. In the end, many project business decisions count on the design development as production ready by pass two or the business case may not work. As we move forward down the integration technology curve and more of the embedded system type solutions become standard practice, the idea of a first pass success in the nanometer technologies become even more important to meeting the needs of the business. In addition, the turn time from concept to final customer integration is shortening as well. Customers are expecting quicker turn times of the development of silicon – even if it is full custom- as their customers are demanding faster innovation to remain competitive. Therefore, the need to find a path to first pass success is important for the success of the project.
So what are some of the decision criteria if followed would help enable your designs to be first pass successes?
E-mail This Article | Printer-Friendly Page |
|
Related Articles
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- PCIe error logging and handling on a typical SoC