English
Automating IP Handling in a Multi-Source World
Joe Mallett, Synopsys
EETimes (4/7/2015 09:00 AM EDT)
Companies designing new FPGA-based products are subject to ongoing market pressure to do more with less and achieve higher returns. The result is engineering teams having to deliver more with fewer resources, reduced design tool budgets, and shortened time-lines to get new products to market. This has led companies designing complex FPGAs to move increasingly toward licensing IP cores for the majority of the building blocks comprising their designs instead of building their own custom versions in-house. Selecting the right IP cores is the fundamental challenge of this developing paradigm, and the process of evaluating and presenting it is as important to the purchaser as it is to the developer.
There are many sources of IP cores -- third-party, FPGA vendors, and internally developed -- and being able to import and synthesize these cores is a key requirement.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Synopsys, Inc. Hot IP
Related Articles
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Method for Booting ARM Based Multi-Core SoCs
- An Outline of the Semiconductor Chip Design Flow