Rethinking the Internet of Things
As the Internet of Things (IoT) cements itself into place as the mandatory next big thing for 2015, more systems architects are taking a hard look at its underlying concepts. As they look, these experts are asking some hard questions about simplistic views of the IoT structure: the clouds of sensors and actuators attached to simple, low-power wireless hubs, linked through the Internet to massive cloud data centers.
Almost every stage of this description is coming into question. Some experts challenge then notion that a swarm of simple sensors is the right way to measure the state of a system in the first place. Others question the idea of a dumb, inexpensive hub. Network architects are asking about the role of traditional Internet switches, and even the Internet Protocol (IP) itself, in the IoT picture. And data-center architects are taking a hard look at the implications of the IoT for concepts they are exploring: both virtualization and application-specific data centers.
We are a long way from consensus. But the answers that are emerging from these questions could profoundly alter sensing technology, the structure of data centers down to the hardware level, and even the Internet.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Altera Hot IP
Related Articles
- Power Management for Internet of Things (IoT) System on a Chip (SoC) Development
- Custom ASICs for Internet of Industrial Things (IoIT)
- Opportunities and Challenges for Near-Threshold Technology in End-Point SoCs for the Internet of Things
- The future of the 8051 legacy upgraded for the Internet of Things (IoT)
- Wireless communication standards for the Internet of Things
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Method for Booting ARM Based Multi-Core SoCs
- An Outline of the Semiconductor Chip Design Flow