English
1.8V/3.3V I2C 5V Failsafe Failtolerant Automotive Grade 1 in GF (12nm)
Accelerate Automotive Dev Time: Fill Hardware-in-the-Loop Gaps
Marc Serughetti, Director of Business Development, System-level Solutions, Synopsys
EETimes (7/7/2015 00:03 AM EDT)
Today automotive control systems are becoming more complex requiring more software content executing on multicore MCUs including advanced processor cores, timers and connectivity.
Automotive control systems developers focusing on powertrain, HEV/EV and chassis/safety applications have an increasing need to accelerate and improve their development process as to ensure they can deliver high quality and reliable software on time. In order to identify opportunity for improvement in the development process, we need to look at the current approaches used in the development of such systems and identify potential gaps and solutions. In this post, we will focus on model-based design through the use of Hardware-in-the-Loop systems.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Synopsys, Inc. Hot IP
Related Articles
- Safety intended Re-configurable Automotive microcontroller with reduced boot-up time
- A First time right design methodology for successful development of automotive SoC products
- FPGAs accelerate time to market for industrial designs
- New Developments in MIPI's High-Speed Automotive Sensor Connectivity Framework
- Maximizing ESD protection for automotive Ethernet applications
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- System Verilog Assertions Simplified
- Smart Tracking of SoC Verification Progress Using Synopsys' Hierarchical Verification Plan (HVP)
- Dynamic Memory Allocation and Fragmentation in C and C++
- Synthesis Methodology & Netlist Qualification