English
Software IP Protection in a Complicated World
Securing intellectual property in age of open source
Mark Warren, Perforce Software
EETimes (7/28/2015 00:13 AM EDT)
With software becoming a competitive differentiator even in hardware designs, it is important to use behavioral analytics tools that protect proprietary software IP from theft.
Securing intellectual property (IP) and confidential product data is quickly becoming a challenge for many organizations, particularly those in the electronics manufacturing industry, where hardware design increasingly involves open source software.
All indications are that IP theft is on the rise. Just one example is the long-running lawsuit between a U.K. defense contractor, Meggitt, and its former employee who allegedly stole sensor specifications. It’s hard to obtain precise numbers because few companies want to publicize their weaknesses and losses, but according to research by security firm Kaspersky Lab, one in five manufacturing firms reported a loss of IP in 2014. And a recent Vormetric Insider Threat Report found that 89 percent of global senior business managers and IT professionals surveyed felt that their organizations were now more at risk from an insider attack than ever before.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- Early Interactive Short Isolation for Faster SoC Verification
- Shift Left for More Efficient Block Design and Chip Integration
- Maximizing ESD protection for automotive Ethernet applications
- Design-Stage Analysis, Verification, and Optimization for Every Designer
- 5 Steps to Confront the Talent Shortage With IP-Centric Design
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)