English
System Security: A Model from Medieval History
Ron Wilson, Altera
As one security expert has said, system security is not a thing, it is a process. In our increasingly connected—and increasingly hostile—environment, security has become a continuous case of new attacks leading to new countermeasures, followed by more innovative new attacks, and so on. Just as the Cold War arms race sapped the resources of its belligerents, this new challenge is claiming an ever-growing fraction of the resources of vulnerable systems.
In data centers, provisioned with fungible computing resources on a massive scale, this drain is problem enough. But in embedded systems, where resources are dedicated and often strictly limited, security may become an insuperable obstacle. Yet as the Internet of Things (IoT) spreads its tendrils through the developed world’s critical infrastructure, the need for security in these systems is becoming literally a matter of life and death. So it is vital for embedded-system designers, just as much as for data-center architects, to understand this evolving conflict.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Intel FPGA Hot IP
Related Articles
- Enabling security in embedded system using M.2 SSD
- Designing for safety and security in a connected system
- Behavioral Model of a DDR Memory Controller in a DFi - Frequency Ratio System
- Using model-driven development to reduce system software security vulnerabilities
- System Verilog configurable coverage model in an OVM setup - concept of reusability
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)