New Layers Form within the Cloud
Ron Wilson, Altera
An air mass that begins life as a single huge cloud may separate, under the complex interactions of wind, temperature, pressure, and humidity, into several distinct strata with different characteristics. Similarly, today’s seemingly uniform cloud data centers are being transformed, through the emerging pressures of big-data computing and the Internet of Things (IoT), into multiple, distinct layers of computing, networking, and storage, reaching from the heart of the data center all the way to the myriad sensors and actuators strewn through the real world. Papers at April’s Open Server Summit in Santa Clara, California offered a unique cross-section view into this developing cloud stack.
An unusual feature of this stratification is that it appears to be driven not by the need for concentrated computing power—the usual force behind architectural change—but by constraints on the movement of data. Increasingly, bandwidth and latency, rather that giga floating point operations per second (GFLOPS), are determining the gross structure of the cloud.
E-mail This Article | Printer-Friendly Page |
|
Intel FPGA Hot IP
Related Articles
- Designing Cloud based Multimedia Solutions
- Are you optimizing the benefits of cloud computing for faster reliability verification?
- EDA in the Cloud Will be Key to Rapid Innovative SoC Design
- Aircraft Jet Engine Failure Analytics Using Google Cloud Platform Based Deep Learning
- Can we trust the cloud for video analytics?
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)