No Safety without Security on the IoT
We have reached the stage in the evolution of the Internet of Things (IoT) where two independent processes have become self-sustaining. The first—the creative process—has begun to uncover genuinely compelling applications. Beyond $40 internet lightbulbs, in-refrigerator Webcams, and toothbrushes with smartphone apps, systems developers are starting to see—and to prototype—applications at the convergence of smart sensing, cloud-based analytics, and distributed control. These applications promise unprecedented returns for their users.
But at the same time a second process—a more skeptical one—is gathering momentum. In this process, hackers, security experts, and safety engineers are watching with growing alarm as control systems with the potential to do great harm are drawn out across connected hubs, the Internet, and public clouds, creating an enormous attack surface. Exploits that can seize control of cars, incinerate houses, or bypass the safety interlocks of nuclear reactors can in theory be staged against any vulnerable link in these newly distributed systems.
E-mail This Article | Printer-Friendly Page |
|
Intel FPGA Hot IP
Related Articles
- A comprehensive approach to enhancing IoT Security with Artificial Intelligence
- IoT Security: Exploring Risks and Countermeasures Across Industries
- How to achieve better IoT security in Wi-Fi modules
- How PUF-based RoT Can Solve IoT Security Issues
- Basics of SRAM PUF and how to deploy it for IoT security
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)