English
Think Big for Ultra-Low Power IoT SoCs
Kurt Shuler, VP Marketing, Arteris
EETimes (8/4/2016 09:42 AM EDT)
Some of the best ideas in creating breakthrough IoT innovation could be gleaned from the design of much larger SoCs.
The so-called Internet of Things is rife with design challenges.
Many SoC engineers in this field are trying to cram the greatest possible processing power within the lowest possible power budget.
That’s what it’s going to take to provide value at the network edge as more and more devices deploy sensors, microcontrollers and modems to send information back to the core for big data analytics. Or so the conventional wisdom goes.
But that could be a mistake.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Arteris Hot IP
Related Articles
- A RISC-V ISA Extension For Ultra-Low Power IoT Wireless Signal Processing
- Leverage always-on voice trigger IP to reach ultra-low power consumption in voice-controlled devices
- Save power in IoT SoCs by leveraging ADC characteristics
- icyflex: an ultra-low power DSP core for portable applications
- Utilizing UWB in ultra-low power ZigBee wireless sensor nodes
New Articles
- Beyond Limits: Unleashing the 10.7 Gbps LPDDR5X Subsystem
- How to Design Secure SoCs: Essential Security Features for Digital Designers
- System level on-chip monitoring and analytics with Tessent Embedded Analytics
- What tamper detection IP brings to SoC designs
- RISC-V in 2025: Progress, Challenges,and What's Next for Automotive & OpenHardware