Ultra-low power 32 kHz RC oscillator designed in GlobalFoundries 22FDX
Automotive Is the New Black
Angela Raucher, Synopsys
EETimes (8/11/2016 05:26 PM EDT)
If you are designing a tailored automotive chip but new to the market, here's a newbie's guide to selecting processor IP for safety-critical applications.
As the automotive market for electronics continues to expand and the volume of automobiles being manufactured increases, there is a growing need for tailored semiconductor devices, especially for safety-critical applications.
This market potential is attracting existing semiconductor companies and new start-ups to invest in automotive for the first time. With the PC market declining and a flat mobile market, everyone wants in on the latest trend.
To keep up with the competition, designers must ramp up quickly on the unique requirements of automotive applications and learn how to most efficiently address them.
One important decision designers must make is choice of processor IP.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Synopsys, Inc. Hot IP
Related Articles
- RISC-V in 2025: Progress, Challenges,and What's Next for Automotive & OpenHardware
- Automotive Ethernet Security Using MACsec
- New Developments in MIPI's High-Speed Automotive Sensor Connectivity Framework
- Maximizing ESD protection for automotive Ethernet applications
- LPDDR flash: A memory optimized for automotive systems
New Articles
- Optimizing 16-Bit Unsigned Multipliers with Reversible Logic Gates for an Enhanced Performance
- How NoC architecture solves MCU design challenges
- Automating Hardware-Software Consistency in Complex SoCs
- Beyond Limits: Unleashing the 10.7 Gbps LPDDR5X Subsystem
- How to Design Secure SoCs: Essential Security Features for Digital Designers
Most Popular
- Automating Hardware-Software Consistency in Complex SoCs
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Optimizing 16-Bit Unsigned Multipliers with Reversible Logic Gates for an Enhanced Performance