Flash Triggers a Revolution
Ron Wilson, Altera
September 14, 2016
Two strong currents of technology change are surging across the data center, sweeping away conventional thinking and leaving behind profoundly changed software, memory, and storage architectures. One current, rising from the largely unexplored region of neural networks, is altering the way applications access data. The other, springing from the depths of semiconductor physics, is dissolving the boundary between memory and storage. Together they will fundamentally change data centers. And that change will flow straight on into embedded systems.
Infinite and Flat
Since the beginning of computing, applications have had to recognize some fundamental distinctions: between working data and files, between memory and mass storage. Even relatively recent codes like the big-data platform Hadoop studiously respect this boundary, working hard to manage DRAM and disk space for each server. But that is not really how modern programming languages view the universe.
To a Java or Python program, the world is a limitless pool of objects, all implicitly resident in main memory. Physical realities like limited DRAM, slow disk drives, and legacy interconnect schemes are issues to be made transparent, not features to be used. In place of Hadoop map/reduce, now we have Spark, with its essentially infinite pool of object-storing DRAM.
E-mail This Article | Printer-Friendly Page |
|
Intel FPGA Hot IP
Related Articles
- Understanding the contenders for the Flash memory crown
- Maximizing Performance & Reliability for Flash Applications with Synopsys xSPI Solution
- LPDDR flash: A memory optimized for automotive systems
- The case for de-integrating embedded Flash
- Automotive electronics revolution requires faster, smarter interfaces
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)