Hubs Become Central to the IoT
Ron Wilson, Altera
Even before real systems are widely deployed, the Internet of Things (IoT) is rushing into a period of rapid evolution. Early—and, frankly, simplistic—ideas about IoT architecture are giving way to more nuanced views, often based on analysis of data flows and on hard questions of why the IoT really matters. The result will be new architectures, leading to new silicon. We will illustrate this trend with snapshots of three new IC deployments described at this year’s Hot Chips conference.
Let’s begin with today’s concepts. Many systems designers’ first impressions of the IoT fit into one of two camps: conservatives or idealists. The conservatives remain focused on conventional embedded design and see the IoT as an additional layer of requirements to be slathered over their existing designs. The idealists see the IoT as an opportunity to virtualize nearly everything, drawing all tasks except physical sensing and actuating back into the cloud. Often the best solutions turn out to be linear combinations of the extremes. But these compromises will bring about the emergence of whole new categories of computing near the network edge.
E-mail This Article | Printer-Friendly Page |
|
Intel FPGA Hot IP
Related Articles
- A comprehensive approach to enhancing IoT Security with Artificial Intelligence
- IoT Security: Exploring Risks and Countermeasures Across Industries
- MIPI in next generation of AI IoT devices at the edge
- How to achieve better IoT security in Wi-Fi modules
- Why advanced DSPs running RTOSs are an ideal match for the IoT
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- Dynamic Memory Allocation and Fragmentation in C and C++
- Scan Chains: PnR Outlook