7 µW always on Audio feature extraction with filter banks on TSMC 22nm uLL
Putting power forward
Steve Pimpis, AMP Group
EDN (October 06, 2016)
Introduction
Designers of advanced computing systems are no longer able to consider the power supply as a “black box” that can be plugged in at the end of the project. Giving due consideration to power design at an early stage is essential given the growing complexity of server boards, demands for greater power and efficiency, and the need to plan for multiple product generations. On the other hand, engineers also need flexible power solutions in order to respond to system design changes and adopt a platform approach to the power design, which can help streamline future development. The ability to easily configure, control and monitor power delivery functions is a valuable characteristic enabled by digitally configurable power modules.
Pressure on power design
High-performance computer boards such as data-center servers present increasingly complex routing and component-placement challenges as designers seek to maximize data-processing and storage capabilities in the minimum possible area to comply with the standard rack dimensions. With a mix of advanced processors, ASICs and FPGAs that feature large numbers of I/Os and multiple power domains, the PCB can incorporate 20 layers or more for timing-critical high-speed signal traces and power distribution.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related Articles
- Integrated Low Power Verification Suite: The way forward for SoC use-case Verification
- Understanding why power management IP is so important
- Optimizing Power Efficiency in SOC with PVT Sensor-Assisted DVFS Technology
- BCD Technology: A Unified Approach to Analog, Digital, and Power Design
- Reducing Power Hot Spots through RTL optimization techniques
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- An Outline of the Semiconductor Chip Design Flow
- Design Rule Checks (DRC) - A Practical View for 28nm Technology
- Synthesis Methodology & Netlist Qualification