English
Process Detector (For DVFS and monitoring process variation)
Using FPGAs in Mobile Heterogeneous Computing Architectures
Abdullah Raouf, Lattice Semiconductor
EETimes (1/13/2017 05:40 PM EST)
Since "context-aware" systems must be "always on" to track changes in the environment, these capabilities represent a potentially significant drain on system power.
Today's mobile systems are more intelligent than ever. As users demand more functionality, designers are continually adding to a growing list of embedded sensors. Image sensors support functions such as gesture and facial recognition, eye tracking, proximity, depth, and movement perception. Health sensors monitor the user's EKG, EEG, EMG, and temperature. Audio sensors add voice recognition, phrase detection, and location-sensing services.
Many of these same devices now offer "context-aware" subsystems that allow the system to initiate highly advanced, task-enhancing decisions without prompting the user. For example, temperature, chemical, infrared, and pressure sensors can evaluate safety risks and track a user's health in dangerous environments. Precision image sensors and ambient light sensors can boost image resolution and display readability automatically as environmental conditions change.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- Why Transceiver-Rich FPGAs Are Suitable for Vehicle Infotainment System Designs
- The rise of FPGA technology in High-Performance Computing
- FPGAs - The Logical Solution to the Microcontroller Shortage
- FPGA comes back into its own as edge computing and AI catch fire
- CPU Soft IP for FPGAs Delivers HDL Optimization and Supply Chain Integrity
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Method for Booting ARM Based Multi-Core SoCs
- An Outline of the Semiconductor Chip Design Flow