English
5G: Can You Hear Me Now?
Ron Wilson, Intel FPGA
The first 5G silicon has been announced. 5G network field trials are underway. The next generation of wireless everything is just about ready. Maybe.
If you listen to other voices, standards groups are still wrestling with important technical issues. Big questions—small cells or large, smart base stations or streamlined ones, centralized computing or distributed—still hang over network development. And the firs “real” 5G might not go live until 2021. So where are we really?
The question is clouded by the existence of several legitimate, but quite different, visions of what 5G really means. For most cellular service subscribers, the term is obvious: just like 3G or 4G, 5G will be an incremental improvement in service. The handset will deliver more consistent service and a more compelling media experience—like 4K UHD video—with imperceptible delays. But ask a network operator, an automotive engineer, or a power engineer, and you may hear very different answers.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Intel FPGA Hot IP
Related Articles
- CAVP - NIST ACVTS - Are you still with me?
- Can You See Using Convolutional Neural Networks?
- Case Study: Can you afford to ignore formal analysis?
- Can you afford not to have a platform strategy?
- How Low Can You Go? Pushing the Limits of Transistors - Deep Low Voltage Enablement of Embedded Memories and Logic Libraries to Achieve Extreme Low Power
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)