7 µW always on Audio feature extraction with filter banks on TSMC 22nm uLL
5G: Can You Hear Me Now?
Ron Wilson, Intel FPGA
The first 5G silicon has been announced. 5G network field trials are underway. The next generation of wireless everything is just about ready. Maybe.
If you listen to other voices, standards groups are still wrestling with important technical issues. Big questions—small cells or large, smart base stations or streamlined ones, centralized computing or distributed—still hang over network development. And the firs “real” 5G might not go live until 2021. So where are we really?
The question is clouded by the existence of several legitimate, but quite different, visions of what 5G really means. For most cellular service subscribers, the term is obvious: just like 3G or 4G, 5G will be an incremental improvement in service. The handset will deliver more consistent service and a more compelling media experience—like 4K UHD video—with imperceptible delays. But ask a network operator, an automotive engineer, or a power engineer, and you may hear very different answers.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Altera Hot IP
Related Articles
- CAVP - NIST ACVTS - Are you still with me?
- Can You See Using Convolutional Neural Networks?
- Case Study: Can you afford to ignore formal analysis?
- Can you afford not to have a platform strategy?
- How Low Can You Go? Pushing the Limits of Transistors - Deep Low Voltage Enablement of Embedded Memories and Logic Libraries to Achieve Extreme Low Power
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Method for Booting ARM Based Multi-Core SoCs
- An Outline of the Semiconductor Chip Design Flow