English
Inferring the Future of Machine Learning
Ron Wilson, Intel FPGA
Apr.11, 2017
Deep-learning networks have won. They have outscored humans in classifying still images—at least sort-of. They have defeated world champions at chess and go. They have become the tool of choice for big-data analysis challenges, from customer service to medical diagnosis. They have shown that, once trained, they can be compact enough to fit in a smart phone. So have we reached the end of history for artificial intelligence (AI)? Or is this just the crest of one wave in a much larger ocean?
One answer to that question might come from the plethora of other approaches to AI now jostling for attention. Granted there are always alternatives to a successful technology, if only because every PhD candidate has to find something unique to write about, and every patent has to be circumvented. But many of the alternatives to deep-learning networks today have grown over time out of real issues with conventional static networks like AlexNet. Many are solving real problems and showing up in production systems. If you are designing a system that incorporates machine intelligence, look before you leap.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Intel FPGA Hot IP
Related Articles
- Accelerating SoC Evolution With NoC Innovations Using NoC Tiling for AI and Machine Learning
- Performance Evaluation of machine learning algorithms for cyber threat analysis SDN dataset
- Exploring Machine Learning testing and its tools and frameworks
- An overview of Machine Learning pipeline and its importance
- Artificial Intelligence and Machine Learning based Image Processing
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)