English
Megatrends Drive 200mm Fab Renaissance
Strategies to Maximize “More than Moore” Foundry Growth and Profitability
Mike Noonen
7/14/2017 02:31 PM EDT
The past year has seen a resurgent interest in 200mm fabrication. In this paper, I will discuss why this is and answer the question, "Can 200mm fabs have a profitable future?"
I will also share some of my ideas to maximize profitable growth for mature “More than Moore” foundries. These ideas were shaped by my experience at Globalfoundries and managing several fabless companies.
Why the renewed interest in 200mm?
From my experience at Globalfoundries, I realized that leading edge process technology was becoming less and less affordable. This shaped my “Law of Process Scaling Economics.”
Simply put, as transistor scaling advances, development costs climb dramatically, decreasing the number of customers who can afford the technology. These costs are well understood and documented such as fab construction, semi equipment, triple & quadruple patterning, etc. Less understood and recognized are the costs of intellectual property such as cores, memory, interconnect and the associated validation costs.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- High Speed, Low Power and Flexibility Drive DisplayPort's Increasing Popularity
- Lower Process Nodes Drive Timing Signoff Software Evolution
- Development of a Hybrid Drive that Combines Large Capacity and High-Speed Performance
- The Internet of Things Can Drive Innovation - If You Understand Sensors
- Smart SoCs drive 3G-to-4G transition
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Method for Booting ARM Based Multi-Core SoCs
- An Outline of the Semiconductor Chip Design Flow