English
Formal Verification Has It Covered!
Dave Kelf, OneSpin Solutions
EETimes (7/14/2017 02:41 PM EDT)
Reducing the risk of malfunctions that could ultimately lead to the physical harm of road users is a huge challenge. That's why many of the auto makers turn to formal verification.
The automotive industry is undergoing a period of rapid and disruptive transformations. Apparently, self-driving cars will be ready for urban ride-sharing fleets and equipped with no steering wheel or pedals by 2021. Vehicle-to-everything connectivity, autonomous driving, a new generation of human-machine interfaces and new industry players will bring a level of unprecedented creativity and innovation.
Innovation brings on new challenges. Chip verification design engineers of automotive and other mission-critical applications are facing two fresh challenges –– safety and security. The New York Times recently reported that security experts are in high demand with automobile manufacturers to help tackle cybersecurity threats. Security experts have it covered!
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- It's Not My Fault! How to Run a Better Fault Campaign Using Formal
- IC design: A short primer on the formal methods-based verification
- Formal property verification: A tale of two methods
- Don't over-constrain in formal property verification (FPV) flows
- How formal verification saves time in digital IP design
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)