Understanding Flash memory
Damien Col, Hyperstone
eeNews Europe (December 18, 2017)
Flash memory is currently the most widely used type of non-volatile memory. NAND Flash is optimised for file storage, to replace traditional disk drives. This article provides an overview of how NAND Flash technology works, and the role of the controller to optimise the performance and lifetime of the Flash memory.
Inherent weaknesses of Flash technology
One problem with Flash memory is that it has a limited number of write-erase cycles. The high voltages used cause a small amount of damage to the cells, with the result that they become harder to program and erase over time. Damage to the insulating layers around the floating gate also reduces the time that data can be retained. This limits the useful lifetime of the Flash memory to about 100,000 cycles, or fewer for MLC Flash.
The lifetime of the Flash array can be maximised by ensuring that the number of write-erase cycles is the same for all blocks, a process called wear-levelling. This requires the Flash controller to keep track of which blocks have been used, and select the best block to move data to when new data is written.
E-mail This Article | Printer-Friendly Page |
|
Related Articles
- Understanding the contenders for the Flash memory crown
- LPDDR flash: A memory optimized for automotive systems
- Optimizing flash memory selection for automotive & other uses
- Achieving High Performance Non-Volatile Memory Access Through "Execute-In-Place" Feature
- Virtual Prototyping Platform with Flash Memory
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- Dynamic Memory Allocation and Fragmentation in C and C++
- Scan Chains: PnR Outlook