English
CPU Soft IP for FPGAs Delivers HDL Optimization and Supply Chain Integrity
Ken O’Neill, director of marketing, Space and Aviation, Microsemi, a Microchip Technology Company
EETimes (9/26/2018 01:00 AM EDT)
The field of aerospace and defense design is extremely broad in scope, encompassing hand-held, portable, vehicle-mounted, maritime, airborne and space; manned and unmanned systems, for tactical or strategic applications. Military and aerospace designs have many things in common, such as the need for high reliability in harsh environments during critical missions, yet each type of system presents its own unique challenges.
Designers may need to contend with tough power constraints for portable systems, or severe thermal constraints for systems located in equipment subjected to high temperatures or without forced ventilation. The end equipment may be subjected to extreme shock or vibration, extreme temperatures, extreme levels of moisture or humidity, or extreme quantities of radiation.
Aside from environmental factors, designers of aerospace and defense systems also need to navigate supply-chain issues such as the diminishing base of suppliers who are willing to invest in achieving the high levels of qualification and certification needed for many types of aerospace and defense systems. In recent years, U.S. government defense programs have also begun to pay increased attention to the trustworthiness of components and intellectual property (IP) designed into systems they are purchasing.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Microsemi Hot IP
Related Articles
- How FPGAs, multicore CPUs, and graphical programming are changing embedded design
- CPUs in FPGAs: many faces to a trend
- Power Supply Design Considerations for Modern FPGAs
- Why Transceiver-Rich FPGAs Are Suitable for Vehicle Infotainment System Designs
- Add Security And Supply Chain Trust To Your ASIC Or SoC With eFPGAs
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)