English
The Four Characteristics of an Optimal Inferencing Engine
By Geoff Tate, Flex Logix
EETimes - January 29, 2019
Advice on how to compare inferencing alternatives and the characteristics of an optimal inferencing engine.
In the last six months, we’ve seen an influx of specialized processors to handle neural inferencing in AI applications at the edge and in the data center. Customers have been racing to evaluate these neural inferencing options, only to find out that it’s extremely confusing and no one really knows how to measure them. Some vendors talk about TOPS and TOPS/Watt without specifying models, batch sizes or process/voltage/temperature conditions. Others use the ResNet-50 benchmark, which is a much simpler model than most people need so its value in evaluating inference options is questionable.
As a result, as we head into 2019, most companies don’t know how to compare inferencing alternatives. Many don’t even know what the characteristics of an optimal inferencing engine are. This article will address both those points.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- FPGAs: Embedded Apps : FPGA-based FFT engine handles four times more input data
- Optimal OTP for Advanced Node and Emerging Applications
- An Industrial Overview of Open Standards for Embedded Vision and Inferencing
- Four ways to build a CAD flow: In-house design to custom-EDA tool
- The Four Angles of Examining PUF
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)