SoC Interconnect: Don't DIY!
By Kurt Shuler, Arteris IP
EETimes (June 12, 2019)
With so many acquisitions in the interconnect IP market, you might be forgiven for thinking DIY interconnect is a good idea.
FlexNoC 5 Network-on-Chip (NoC) ![]() FlexNoC 5 Option For Scalability and Performance Critical Systems ![]() | Related |
There’s been a lot of action in the interconnect IP market over the past year – most notably the acquisition of NetSpeed by Intel and Sonics by Facebook. What’s happening? Why are companies seeing the critical importance of interconnect IPs now? Is interconnect a key factor in system-on-chip (SoC) delivery productivity for multi-SoC project corporations? Are these acquisitions a way around the fact that interconnect development is lengthy, costly, and difficult?
The recent market consolidation might have some companies considering whether this is a do-it-yourself (DIY) project that your company should consider taking on. Whether it’s a simple crossbar switch or a full-function network-on-chip (NoC) architecture for advanced SoCs, all that’s needed are the right people with the right knowledge and a big budget; eventually, it could happen. But the question isn’t can you do it? It’s should you do it?
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Arteris Hot IP
Related Articles
- Easing Heterogeneous Cache Coherent SoC Design using Arteris' Ncore Interconnect
- Don't over-constrain in formal property verification (FPV) flows
- Supply Noise Induced Jitter - Don't Let it Kill your Chip
- Graphics processing: When DIY just doesn't make sense
- Don't Let Metastability Cause Problems in Your FPGA-Based Design
New Articles
- Understanding MACsec and Its Integration
- Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
- The Critical Factors of a High-performance Audio Codec - What Chip Designers Need to Know
- Density Management in Analog Layout Design: Addressing Issues and Ensuring Consistency
- Nexus: A Lightweight and Scalable Multi-Agent Framework for Complex Tasks Automation
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Synthesis Methodology & Netlist Qualification
- Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
- Understanding Logic Equivalence Check (LEC) Flow and Its Challenges and Proposed Solution