Choosing a Processor for Machine Learning at the Edge
By Manisha Agrawal, Texas Instruments
EETimes (June 23, 2019)
Not all machine learning models need processing on the order of several TOPS. Understanding the performance, latency and accuracy need of your application is a critical first step to choose a processor for machine learning at the edge.
Machine learning has become popular for solving machine vision and other embedded computing problems. While classical machine learning algorithms need human intervention to extract features from data, machine learning algorithms or network models learn how to extract important features in data and make intelligent predictions about that data.
Below, figure 1 shows a few examples where machine learning technology is adding intelligence to a variety of devices. In smart home appliances like a smart oven, machine learning can be used to classify food inside the oven and set the cooking temperature and time of the oven accordingly. In factories, machine learning can be used for detecting defects in the products or it can be used for predictive maintenance to help predict the remaining useful life of the motor or detecting anomaly in motor operations. In a vehicle, it can be used to detect cars, pedestrians, traffic signs, etc. on the road. It can also be used in devices doing natural language translation.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related Articles
- Accelerating SoC Evolution With NoC Innovations Using NoC Tiling for AI and Machine Learning
- Performance Evaluation of machine learning algorithms for cyber threat analysis SDN dataset
- Exploring Machine Learning testing and its tools and frameworks
- An overview of Machine Learning pipeline and its importance
- Artificial Intelligence and Machine Learning based Image Processing
New Articles
- Understanding MACsec and Its Integration
- Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
- The Critical Factors of a High-performance Audio Codec - What Chip Designers Need to Know
- Density Management in Analog Layout Design: Addressing Issues and Ensuring Consistency
- Nexus: A Lightweight and Scalable Multi-Agent Framework for Complex Tasks Automation
Most Popular
- System Verilog Assertions Simplified
- Synthesis Methodology & Netlist Qualification
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)