English
5 Tips for Creating a Custom ASIC
By Edel Griffith, Adesto Technologies
EETimes (May 4, 2020)
Much has been written about the advantages of custom ASICs over recent years. In particular, as the growth in the industrial Internet of things (IIoT) takes hold, more and more OEMs are looking to develop custom ASICs in order to generate a product that is specific and optimized to their exacting requirements. Due to the non-homogenous nature of IIoT requirements, OEMs who choose to use off-the-shelf standard parts may end up disadvantaging themselves by paying excessively for overly specified, non-optimized chips. Put simply, one-size does not fit all in the IIoT!
Custom application-specific ICs (ASICs) can help OEMs significantly cut the cost of overly specified products and streamline bill of materials management. As more and more companies take this route for their designs, here are some key tips to consider when navigating the custom ASIC path.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- Creating Domain Specific Processors Using Custom RISC-V ISA Instructions
- Creating a custom processor with RISC-V
- Custom Corner Characterization for Optimal ASIC/SoC Designs
- A Case for Custom Power Management ASIC
- ASIC technology is morphing as demand for custom chips remains solid despite rising mask costs and slow growth in many end markets.
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)