SamurAI: a 1.7MOPS-36GOPS Adaptive Versatile IoT Node with 15,000x Peak-to- Idle Power Reduction, 207ns Wake-up Time and 1.3TOPS/W ML Efficiency
Ivan Miro-Panades1, Benoit Tain2, Jean-Frédéric Christmann1, David Coriat1, Romain Lemaire1, Clement Jany3, Baudouin Martineau3, Fabrice Chaix3, Anthony Quelen3, Emmanuel Pluchart1, Jean-Philippe Noel1, Reda Boumchedda3,4, Adam Makosiej3, Maxime Montoya3, Simone Bacles-Min1, David Briand2, Jean-Marc Philippe2, Alexandre Valentian1, Frédéric Heitzmann3, Edith Beigne3, Fabien Clermidy1
1 Univ. Grenoble Alpes, CEA, LIST, Grenoble, France;
2 Univ. Paris-Saclay, CEA, LIST, Gif sur Yvette, France;
3 Univ. Grenoble Alpes, CEA, LETI, Grenoble, France;
4 STMicroelectronics, Crolles, France
Abstract
IoT node application requirements are torn between sporadic data-logging and energy-hungry data processing (e.g. image classification). This paper presents a versatile IoT node covering this gap in processing and energy by leveraging two on-chip sub-systems: a low power, clock-less, event-driven Always-Responsive (AR) part and an energy-efficient On- Demand (OD) part. The AR contains a 1.7MOPS event-driven, asynchronous Wake-up Controller (WuC) with 207ns wake-up time optimized for short sporadic computing. OD combines a deep-sleep RISC-V CPU and 1.3TOPS/W Machine Learning (ML) and crypto accelerators for more complex tasks. The node can perform up to 36GOPS while achieving 15,000x reduction from peak-to-idle power consumption. The interest of this versatile architecture is demonstrated with 105μW daily average power on an applicative classification scenario.
Introduction
An event-driven IoT node is a way to reduce the power consumption of sporadic computing. SamurAI (Fig. 1) combines an event-driven WuC using asynchronous logic (low-energy, clock-less, and fast wake-up time) in the AR subsystem with an energy efficient synchronous RISC-V CPU including specialized accelerators in the OD sub-system to make a versatile IoT node. Depending on the application needs, one or both cores can be used as shown in Fig. 2.
Fig. 1: SamurAI system architecture, with Always-Responsive and On-Demand sub-systems and associated power domains.
Fig. 2: SamurAI power modes.
|
Related Articles
- Using dynamic run-time scheduling to improve the price-performance-power efficiency of heterogeneous multicore SoCs
- Power analysis in 7nm Technology node
- Achieving Unprecedented Power Savings with Analog ML
- A RISC-V ISA Extension For Ultra-Low Power IoT Wireless Signal Processing
- Breaking new energy efficiency records with advanced power management platform
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
E-mail This Article | Printer-Friendly Page |