English
A RISC-V ISA Extension For Ultra-Low Power IoT Wireless Signal Processing
By Hela Belhadj Amor, Carolynn Bernier, ZDeněk Přikryl
This work presents an instruction-set extension to the open-source RISC-V ISA (RV32IM) dedicated to ultra-low power (ULP) software-defined wireless IoT transceivers. The custom instructions are tailored to the needs of 8/16/32-bit integer complex arithmetic typically required by quadrature modulations. The proposed extension occupies only 2 major opcodes and most instructions are designed to come at a near-zero energy cost. Both an instruction accurate (IA) and a cycle accurate (CA) model of the new architecture are used to evaluate six IoT baseband processing test benches including FSK demodulation and LoRa preamble detection. Simulation results show cycle count improvements from 19% to 68%. Post synthesis simulations for a target 22nm FD-SOI technology show less than 1% power and 28% area overheads, respectively, relative to a baseline RV32IM design. Power simulations show a peak power consumption of 380 μW for Bluetooth LE demodulation and 225 μW for LoRa preamble detection (BW = 500 kHz, SF = 11).
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Codasip Hot IP
Related Articles
- Extending RISC-V ISA With a Custom Instruction Set Extension
- Think Big for Ultra-Low Power IoT SoCs
- Utilizing UWB in ultra-low power ZigBee wireless sensor nodes
- ISA optimizations for hardware and software harmony: Custom instructions and RISC-V extensions
- Creating Domain Specific Processors Using Custom RISC-V ISA Instructions
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- PCIe error logging and handling on a typical SoC