Basics of SRAM PUF and how to deploy it for IoT security
Geert-Jan Schrijen, Intrinsic-ID
embedded.com - March 24, 2021
This article covers the basics of what an SRAM PUF (physical unclonable function) is and how it works, as well as the functionality it offers in internet of things (IoT) security as the trust anchor for any device.
In any given situation, security starts with trust. When you have an alarm system in your house, you give out its pin code only to people you trust. Whether it is a family member or your friendly neighbor, without trust you do not share your secret. And that is how it is supposed to be!
This matter of trust also translates to personal identification. Here the foundation of trust comes from formal documents, such as a passport or a birth certificate. However, these documents need to be “securely linked” to a specific person. This typically works with human biometrics. ID papers all have something that ties the document to the right person, whether it is merely a picture of the person or biometric identification through fingerprints, as in modern passports. So, the biometrics are the security anchor on which a system with permissions (do you get to cross the border?) is built.
This security anchor is necessary to prevent a simple document from being copied and used by unauthorized parties. If the document is anchored to something that cannot be copied or cloned, like fingerprints, the security becomes strong enough to turn a relatively simple document into a powerful authentication tool.
E-mail This Article | Printer-Friendly Page |
|
Related Articles
- How to achieve better IoT security in Wi-Fi modules
- How PUF-based RoT Can Solve IoT Security Issues
- The Answer to Non-Volatile Memory Security Issues at Advanced Nodes: Go Volatile!
- AI-driven SRAM demand needs integrated repair and security
- A comprehensive approach to enhancing IoT Security with Artificial Intelligence
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)