SoCs' death somewhat exaggerated: panel
SoCs' death somewhat exaggerated: panel
By Brian Fuller, EE Times
March 12, 2003 (4:48 p.m. EST)
URL: http://www.eetimes.com/story/OEG20030311S0037
SCOTTSDALE, Ariz. The system-on-chip methodology may not be dead as some have suggested but its onerous costs are limiting the devices to a few large companies and forcing everyone else to think differently, a panel said Tuesday (March 11). "It's pretty daunting if you do a full-custom SoC," said John Bourgoin, president and CEO of MIPS Technologies Inc. "If you're going to do SOCs you'll need to take advantage of programmability." Bourgoin, Jordan Plofsky, senior vice president at programmable logic vendor Altera,and Peter Hillen, North American president of Korean foundry Dongbu, discussed the future of SoCs during a panel convened for the Semico Summit conference here. That future was called into question last month at a technical conference in San Francisco. Plofsky dissected the often-cited $30 million cost associated with a new SOC design. He said that while mask costs at finer geometries are indeed painfully high, engineering costs have risen more dramatically in the past decade. If masks and wafer costs were more than a third of engineering costs at the 0.35-micron generation, they're down to one-tenth at 130nm and 90 nm, Plofsky said. In addition, the target market has to be at least $1.5 billion for the project to be considered a success, he said. Plofsky used a calculation that assumed the project R&D was 20 percent of revenue and that eventual market share of that $1.5B market would be roughly 10 percent. So the revenue from the project would total $150 million. Turning to the $30.6 billion communications market, Plofsky said there really only two segments of that market that meet this ROI criteria, mobile infrastructure ($2.5 billion) and 10/100 gigabit fixed subsystems ($1.4 billion). The possible target markets expand a little bit more in consumer, computing and industrial sectors but there are no more than a dozen segments within those areas that me et Plofsky's requirements. "The economics of SoC is going to be the limiting factor," he said. "You're going to see the rise of general-purpose products that can span many markets." Peter Hillen, North American president of Korean foundry Dongbu, took issue with SoC definitions. "There is an idealized notion of SoC with many technologies on board and that's just not going to be practical," he said. Smaller-scale SoCs containing a CPU, memory and some mixed-signal circuitry, are much more realistic SoC design candidates, he added.
Related Articles
- SignatureIP's iNoCulator Tool - a Simple-to-use tool for Complex SoCs
- Moving from SoCs to Chiplets could help extend Moore's Law
- PCIe 5.0 vs. Emerging Protocol Standards - Will PCIe 5.0 Become Ubiquitous in Tomorrow's SoCs?
- The 'off-the-shelf' IPs for today's SoCs
- Power mode technologies verify today's SoCs
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
E-mail This Article | Printer-Friendly Page |