Ruggedizing Buck Converters For Space And Other High Radiation Environments
By Nazzareno (Reno) Rossetti, Alphacore
Any off-the-shelf component utilized in a space application will likely degrade and fail prematurely once exposed to the severity of the space environment. But not all is lost, as a wealth of ruggedization techniques are able to meet the challenges of this unforgiving environment. In this article, we review the effect of radiation on passive and active electronic components and the technologies, processes and device techniques that make them radiation-tolerant or radiation-hard. Subsequently we discuss Alphacore’s design of a radiation-hardened dc-dc converter at the heart of a space power management and distribution system. Able to properly function at up to 200 Mrad of TID, the converter can operate within the large hadron collider at CERN, and in space satellite and probe missions.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related Articles
- Modeling high-speed analog-to-digital converters
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- Inside HDR10: A technical exploration of High Dynamic Range
- High Speed, Low Power and Flexibility Drive DisplayPort's Increasing Popularity
- Time Interleaving of Analog to Digital Converters: Calibration Techniques, Limitations & what to look in Time Interleaved ADC IP prior to licensing
New Articles
- What tamper detection IP brings to SoC designs
- RISC-V in 2025: Progress, Challenges,and What's Next for Automotive & OpenHardware
- Understanding MACsec and Its Integration
- Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
- The Critical Factors of a High-performance Audio Codec - What Chip Designers Need to Know
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- RISC-V in 2025: Progress, Challenges,and What's Next for Automotive & OpenHardware
- Congestion & Timing Optimization Techniques at 7nm Design
- Optimizing Analog Layouts: Techniques for Effective Layout Matching