AI, and the Real Capacity Crisis in Chip Design
By Stelios Diamantidis, Synopsys (February 24, 2022)
Chip industry veterans are used to the cyclical nature of semiconductor supply and demand, but the ongoing chip shortage has been particularly tough for many. Supply chain disruptions will likely persist in the coming years and the semiconductor sector is unlikely to return to old norms.
There’s a more pressing crisis on the horizon, however, that will bring the semiconductor industry to its next turning point: The lack of engineering throughput will remain unless we optimize the chip design process.
Persistent chip shortages appear to be due to relatively short–term economic factors. But if we start thinking about chip design in a different way, it could offer new opportunities for advancements in chip production. Disruptions in semiconductor design certainly didn’t start the global chip shortage, but it’s doing its part to exacerbate the crisis.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Synopsys, Inc. Hot IP
Related Articles
- Hardware-Assisted Verification: The Real Story Behind Capacity
- Synopsys Foundation IP Enabling Low-Power AI Processors
- Accelerating SoC Evolution With NoC Innovations Using NoC Tiling for AI and Machine Learning
- Revolutionizing Chip Design with AI-Driven EDA
- Why Interlaken is a great choice for architecting chip to chip communications in AI chips
New Articles
- Optimizing 16-Bit Unsigned Multipliers with Reversible Logic Gates for an Enhanced Performance
- How NoC architecture solves MCU design challenges
- Automating Hardware-Software Consistency in Complex SoCs
- Beyond Limits: Unleashing the 10.7 Gbps LPDDR5X Subsystem
- How to Design Secure SoCs: Essential Security Features for Digital Designers
Most Popular
- Automating Hardware-Software Consistency in Complex SoCs
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Optimizing 16-Bit Unsigned Multipliers with Reversible Logic Gates for an Enhanced Performance