MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, 12nm, N7, N6, N5, N3E)
AI, and the Real Capacity Crisis in Chip Design
By Stelios Diamantidis, Synopsys (February 24, 2022)
Chip industry veterans are used to the cyclical nature of semiconductor supply and demand, but the ongoing chip shortage has been particularly tough for many. Supply chain disruptions will likely persist in the coming years and the semiconductor sector is unlikely to return to old norms.
There’s a more pressing crisis on the horizon, however, that will bring the semiconductor industry to its next turning point: The lack of engineering throughput will remain unless we optimize the chip design process.
Persistent chip shortages appear to be due to relatively short–term economic factors. But if we start thinking about chip design in a different way, it could offer new opportunities for advancements in chip production. Disruptions in semiconductor design certainly didn’t start the global chip shortage, but it’s doing its part to exacerbate the crisis.
E-mail This Article | Printer-Friendly Page |
|
Synopsys, Inc. Hot IP
Related Articles
- Accelerating SoC Evolution With NoC Innovations Using NoC Tiling for AI and Machine Learning
- Revolutionizing Chip Design with AI-Driven EDA
- Why Interlaken is a great choice for architecting chip to chip communications in AI chips
- Synopsys 3DIO Solution for Multi-Die Integration (2.5D/3D)
- New PCIe Gen6 CXL3.0 retimer: a small chip for big next-gen AI
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- System Verilog Assertions Simplified
- Smart Tracking of SoC Verification Progress Using Synopsys' Hierarchical Verification Plan (HVP)
- Dynamic Memory Allocation and Fragmentation in C and C++
- Synthesis Methodology & Netlist Qualification