Automotive electronics revolution requires faster, smarter interfaces
By Raj Kumar Nagpal (Synopsys) and Edo Cohen (Valens)
In the automotive industry, features such as advanced driver-assistance systems (ADAS), connected in-vehicle infotainment (IVI) and emerging autonomous driving systems (ADS) are more important than ever, making vehicles safer and improving the driving experience. Yet they also are creating new requirements that are increasing complexity and making product development more expensive and time-consuming.
Automakers are facing pressure to include the latest capabilities while containing costs, minimizing power consumption and ensuring electronic systems are reliable, safe and secure for the life of the vehicle. Meeting these expectations requires new approaches to in-car connectivity, especially the physical-layer interfaces that link sensors and displays to their associated electronic control units (ECUs).
Let’s take a look at these trends, the demands they create and ways to meet those requirements.
E-mail This Article | Printer-Friendly Page |
|
Synopsys, Inc. Hot IP
Related Articles
- Deliver "Smarter" Faster: Design Methodology for AI/ML Processor Design
- Mobile DDR spurs low-cost, low-power automotive electronics designs
- KNOW THE ISSUES: Applying FPGAs in system-critical automotive electronics
- Multi-Core Processors: Driving the Evolution of Automotive Electronics Architectures
- Opto-electronics -> Monolithic integration requires clever process, packaging schemes
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)