Bluetooth needs advanced subsystem IP
B'tooth needs advanced subsystem IP
By Phil Dworsky , EE Times
March 27, 2003 (4:39 p.m. EST)
URL: http://www.eetimes.com/story/OEG20030327S0026
With Bluetooth becoming pervasive, system-on-chip designers need to add Bluetooth functionality quickly and with negligible impact to their application, all while minimizing incremental power and system cost. While a Bluetooth module IC may suffice in some lower-volume applications, what's required for optimal cost, power and performance is a core-based solution, but with a module's drop-in integration ease.
Third-generation Bluetooth solutions hide the complexity of the hardware/software implementation, providing a configurable, yet packaged, intellectual-property (IP) solution for the Bluetooth baseband. The evolution of Bluetooth solutions shows a movement from merely functional to optimal for emerging Bluetooth applications.
First-generation applications used three ICs-an ASIC with a host CPU running the Bluetooth application, another contai ning the Bluetooth baseband and the last the Bluetooth radio. While rather high in cost and power, this initial solution enabled some products to quickly add Bluetooth functionality as a luxury feature.
Second-generation Bluetooth solutions reduced the IC count to two, moving the baseband into either the radio IC or the application ASIC, sharing its CPU. Both are an improvement over the first generation, but not optimal for most applications. Combining the baseband with the radio compromises one or the other, since neither is in the optimal process technology. Moving the baseband into the digital ASIC as an IP block is a move in the right direction, but sharing the application CPU is an inefficient use of a 32-bit processor for real-time Bluetooth activity. It also makes for very complex software integration.
Third-generation Bluetooth solutions add a dedicated 8-bit CPU to handle the Bluetooth lower stack entirely within the baseband core, thus offloading the host CPU of all real-time Blue tooth processing. This architecture makes for modulelike integration into existing designs, while offering a partitioning more suited to the problem than previous generations. More complex applications use this baseband IP as a drop-in solution, while smaller applications (for example, keyboards and headsets) can be implemented entirely within the baseband's 8-bit CPU, eliminating the need for a separate host CPU.
Phil Dworsky is director of marketing in the DesignWare Star IP Program at Synopsys Inc. (Mountain View, Calif.).
Related Articles
- Advanced Packaging and Chiplets Can Be for Everyone
- AI-driven SRAM demand needs integrated repair and security
- Optimal OTP for Advanced Node and Emerging Applications
- Advanced Topics in FinFET Back-End Layout, Analog Techniques, and Design Tools
- Three Major Inflection Points for Sourcing Bluetooth Intellectual Property
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
E-mail This Article | Printer-Friendly Page |