English
Four ways to build a CAD flow: In-house design to custom-EDA tool
By Daniel Hoggar, Verific Design Automation
EDN (June 9, 2022)
An internal computer aided design (CAD) or design services engineer is responsible for delivering efficient, robust and high-quality design flow solutions. The design flow on a day-to-day basis keeps chip designers and verification engineers productive and focused on their jobs, preventing them from debugging CAD tools and flows and creating ad hoc and undocumented scripts. Over the life of a project, a high-quality design flow differentiates a company from competitors and can be the difference between getting chips to market first or being the victim of unexpected process bottleneck and delays.
And yet, every semiconductor project group deals with inefficiencies that constrain them from delivering ideal solutions and limits productivity. Today’s CAD engineers use a patchwork of tools, flows and scripts consisting of commercial electronic design automation (EDA) products, commercial or in-house customized add-ons and in-house intellectual property (IP), a problem for many project groups because of:
- Tool flow gaps in existing EDA products
- The burden of maintaining in-house or homegrown tools, flows and scripts
- The lack of time to build and test high-quality, robust internal tools
That inevitably leads to a bunch of problems, as explained in the following sections.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- Differentiation Through the Chip Design and Verification Flow
- SoC tool flow techniques for detecting reset domain crossing problems
- Building 3D-ICs: Tool Flow and Design Software (Part 1)
- Backend Tool Flow for Coarse Grain Reconfigurable IP Block RAA
- Structured Analog ASICs using the Mentor Graphics tool flow
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- System Verilog Assertions Simplified
- Smart Tracking of SoC Verification Progress Using Synopsys' Hierarchical Verification Plan (HVP)
- Dynamic Memory Allocation and Fragmentation in C and C++
- Synthesis Methodology & Netlist Qualification