English
LVDS IO handling data rate up to 50Mbps with maximum loading 60pF
Evaluating performance of memory technologies in networking applications
New memory technologies are continually being introduced to provide enhanced performance in applications such as graphics and network switching. This article provides an overview of the different mainstream and niche technologies in the market today, and identifies the parameters that determine the performance of these technologies in switching applications.
While the mainstream market, both PC and embedded applications is making the transition from SDRAM to Double Data Rate (DDR) SDRAM to ensure performance requirements are met, still greater bandwidth is needed for specific applications. In addition to RDRAM (Rambus™) memory technology, newer network RAM technologies such as Fast Cycle RAM (FCRAM™) and Reduced Latency DRAM (RLDRAM™) are working to fill the bandwidth gap by utilizing a redesigned DDR-based DRAM core. Other types of memory technologies such as high-speed SRAMs (static RAM) like QDR and SigmaRAM, and CAMs (Content Addressable Memory) can also meet the bandwidth and latency requirements, but can be more costly and have limited densities. The FCRAM and RLDRAM memory architectures have been optimized for faster access times while supporting the larger densities needs of network applications.
Related Articles
- A Memory Subsystem Model for Evaluating Network-on-Chip Performance
- Achieving High Performance Non-Volatile Memory Access Through "Execute-In-Place" Feature
- Choosing the right memory for high performance FPGA platforms
- Performance optimization using smart memory controllers, Part 1
- Optimizing High Performance CPUs, GPUs and DSPs? Use logic and memory IP - Part II
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- Dynamic Memory Allocation and Fragmentation in C and C++
- Scan Chains: PnR Outlook
|
E-mail This Article | 
|
|
Printer-Friendly Page |