English
Leveraging IBIS-AMI Models to Optimize PCIe 6.0 Designs
By Synopsys
The exploding demand for more data driven by advancements such as artificial intelligence and machine learning has created an increase in bandwidth (BW) for interconnects for different systems and hardware components such as graphic cards, network cards, storge devices, CPUs, memories, and many more. PCIe is the leading high-speed serial communication protocol for connecting such hardware components. The PCI Special Interest Group (PCI-SIG) has defined the PCIe 6.0 specification [1] and is defining the upcoming PCIe 7.0 specification [2] to address this explosion of data by increasing the bandwidth (BW) of the communication to 64Gbps and 128Gbps Pulse Amplitude Modulation 4-level (PAM4) correspondingly. This whitepaper discusses how the increase in interconnect communication speed introduces challenges such as signal integrity, crosstalk, and power consumption, each of which must be addressed to help ensure design feasibility and cost effectiveness before manufacturing. Such challenges can be analyzed and addressed in a more efficient format using the IBIS-AMI (Input/Output Buffer Information Specification-Algorithmic Model Interface) approach.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Synopsys, Inc. Hot IP
Related Articles
- Easing PCIe 6.0 Integration from Design to Implementation
- Increasing bandwidth to 128 GB/s with a tailored PCIe 6.0 IP Controller
- Test tools to empower engineers for PCIe 3.0 designs
- Enabling Robust and Flexible SOC Designs with AXI to PCIe Bridge Solutions
- Leveraging system models for RTL functional verification
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)