FPGA Design for Real-Time Applications
Few component technologies have evolved as rapidly in the last few years as FPGAs. In this highly competitive market, each new generation of devices delivers faster speeds, improved density, larger memory resources, and more flexible interfaces.
Hardware multipliers have afforded FPGAs a strategic entry into DSP applications, where they are now challenging both ASICs and programmable DSPs. Coaxing these new devices to handle higher sampling rates requires careful allocation and deployment of FPGA resources.
Indeed, DSP capability has become one of the most significant product strategies for FPGAs, as evidenced by sharp increases in engineering and marketing investments in this technology on the part of FPGA vendors over the last few years.
Related Articles
- A Real-Time Image Processing with a Compact FPGA-Based Architecture
- VLSI Based On Two-Dimensional Reconfigurable Array Of Processor Elements And Theirs Implementation For Numerical Algorithms In Real-Time Systems
- A 0.79-mm2 29-mW Real-Time Face Detection IP Core
- Processor Design and Implementation for Real-Time Testing of Embedded Systems
- Designing A Real-Time HDTV 1080p Baseline H.264/AVC Encoder Core
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- PCIe error logging and handling on a typical SoC
E-mail This Article | Printer-Friendly Page |