Adopting IEC 62443 standards for infrastructure cybersecurity
Christophe Tremlet, Analog Devices
embedded.com (October 22, 2023)
This article explores the foundational reasoning and benefits of the IEC 62443 series of standards—a set of protocols designed to ensure cybersecurity resilience and protect critical infrastructures and digital factories. This leading standard offers an extensive layer of security; however, it raises several challenges for those seeking certification. We will explain how security ICs provide essential assistance to organizations striving to reach certification goals for industrial automated control systems (IACS) components.
Despite the potential for increasingly sophisticated cyberattacks, IACS have previously been slow to adopt security measures. This has been partly due to the lack of common references for designers and operators of such systems. The IEC 62443 series of standards offers a way forward towards more secure industrial infrastructures, but firms must learn how to navigate its complexities and understand these new challenges in order to make use of it successfully
E-mail This Article | Printer-Friendly Page |
Related Articles
- Ensure Cybersecurity in the Connected Vehicles Era With ISO/SAE 21434
- An Industrial Overview of Open Standards for Embedded Vision and Inferencing
- Software Infrastructure of an embedded Video Processor Core for Multimedia Solutions
- PCIe 5.0 vs. Emerging Protocol Standards - Will PCIe 5.0 Become Ubiquitous in Tomorrow's SoCs?
- A Look at New Open Standards to Improve Reliability and Redundancy of Automotive Ethernet
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)