English
SoC NoCs: Homegrown or Commercial Off-the-Shelf?
By Andy Nightingale, Arteris
DesignNews (April 29, 2024)
The developers of today’s system-on-chip (SoC) devices face a myriad of decisions. Some of the early choices start when defining the overall architecture of the device. Next comes the determination of which intellectual property (IP) functional blocks to be used and their origin.
Many IPs are purchased from trusted third-party vendors, such as processors from Arm and DDR memory controllers from Cadence or Synopsys, for example. Meanwhile, the secret-sauce IPs that will differentiate this SoC from its competitors are typically developed in-house. These IPs include specialized hardware accelerators, such as artificial intelligence, machine learning, and deep learning cores.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Arteris Hot IP
Related Articles
- Accelerating SoC Evolution With NoC Innovations Using NoC Tiling for AI and Machine Learning
- SoC design: When is a network-on-chip (NoC) not enough?
- How NoCs ace power management and functional safety in SoCs
- NoCs and the transition to multi-die systems using chiplets
- How to Turbo Charge Your SoC's CPU(s)
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)