English
Process Detector (For DVFS and monitoring process variation)
Speeding Derivative SoC Designs With Networks-on-Chips
With the help of a case study, we examine how adopting NoC technology can significantly improve the process of updating existing chip designs.
By Andy Nightingale, Arteris
All About Circuits (June 6, 2024)
When people talk about the creation of SoCs (systems-on-chips), they typically consider the tools, technologies, and flows associated with developing a new SoC from the ground up. Less discussed but equally important are the challenges associated with taking an existing SoC and using it as the foundation for a derivative design.
The idea of a derivative design is to modify a relatively small portion of a field-proven SoC, perhaps replacing one or more of its functions with upgraded offerings, while keeping the larger proportion of the design as-is. With users constantly requiring “more” in terms of performance and features and “less” in terms of power consumption and cost, derivative designs have the following advantages:
- Leveraging knowledge gained from the original.
- Minimizing cost.
- Limiting demands on resources.
- Reducing risk.
- Speeding time to market.
Creating an entirely new SoC is resource-intensive, time-consuming, and expensive by comparison. However, designing a derivative SoC isn’t without its own challenges, as we’ll soon see.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Arteris Hot IP
Related Articles
- Creating SoC Designs Better and Faster With Integration Automation
- Optimizing Communication and Data Sharing in Multi-Core SoC Designs
- Bigger Chips, More IPs, and Mounting Challenges in Addressing the Growing Complexity of SoC Design
- SoC design: What's next for NoCs?
- Accelerating SoC Evolution With NoC Innovations Using NoC Tiling for AI and Machine Learning
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Method for Booting ARM Based Multi-Core SoCs
- An Outline of the Semiconductor Chip Design Flow