English
How to Turbo Charge Your SoC's CPU(s)
By John Min, Arteris
EETimes (July 29, 2024)
It’s no surprise that the creators of system-on-chip (SoC) devices wish to squeeze the maximum performance out of their systems. One way to do this is to use the highest-performing intellectual property (IP) cores available, including Central Processing Unit (CPU) cores. However, using the latest and greatest high-end CPU cores comes at a cost, which can be 5X to 10X more than a mid-range core.
SoC architects need to consider many design tradeoffs based on the target market and application. For every “money is no object” design, there are a thousand “we want the best we can get for the lowest possible price” embedded system projects.
Design teams using lower-cost, lower-performance processor cores must maximize efficiency. Often, they fail to take advantage of a simple solution that can turbo charge their SoC’s CPU(s) by up to 32%.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Arteris Hot IP
Related Articles
- How to choose a CPU for your SoC design
- SoC design: What's next for NoCs?
- How a voltage glitch attack could cripple your SoC or MCU - and how to securely protect it
- Easing Heterogeneous Cache Coherent SoC Design using Arteris' Ncore Interconnect
- How to use UML in your SoC hardware/software design: Part 4
New Articles
- Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
- The Critical Factors of a High-performance Audio Codec - What Chip Designers Need to Know
- Density Management in Analog Layout Design: Addressing Issues and Ensuring Consistency
- Nexus: A Lightweight and Scalable Multi-Agent Framework for Complex Tasks Automation
- How the Ability to Manage Register Specifications Helps You Create More Competitive Products
Most Popular
- Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
- System Verilog Assertions Simplified
- Synthesis Methodology & Netlist Qualification
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- System Verilog Macro: A Powerful Feature for Design Verification Projects