Scalable, On-Die Voltage Regulation for High Current Applications
The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
By PUFsecurity
How PUFcc and Corstone Form a Comprehensive Security Architecture that Passed SESIP and PSA Certified
Building on the success of achieving PSA Certified™ Level 2 Ready through the integration of PUFcc with Arm’s CPU, Corstone platform, and TF-M, PUFsecurity and Arm move forward to the next level and successfully attain SESIP and PSA Certified™ Level 3 RoT Component certification for PUFsecurity’s Crypto Coprocessor IP, PUFcc. This collaboration delivers a critical advantage for semiconductor companies seeking a trusted Root of Trust subsystem, providing a robust solution to meet the stringent security demands of PSA Certified™ Level 3.
PUFcc exemplifies a robust PSA-certified solution tailored for customers prioritizing high-level security. It is a crypto coprocessor built on a hardware root of trust, featuring a comprehensive crypto accelerator for secure operations such as secure boot, secure updates, TLS, and key management.
In the project of PSA Certified™ Level 3 RoT Component in 2024, PUFcc was combined with the Arm® Corstone™-300 IoT reference design platform and evaluated under the SESIP (Security Evaluation Standard for IoT Platforms) profile. This evaluation (including penetration testing) was then carried out by an independent laboratory using five mandatory and five optional security functional requirements (SFR) as the main criteria.
The mandatory requirements are verification of platform identity, secure update of the platform, physical attacker resistance, secure communication support, and secure communication enforcement. The optional requirements include verification of platform instance identity, attestation of platform genuineness, cryptographic operation, cryptographic random number generation, and cryptographic key generation.
Below table shows the Security Functional Requirements (SFR) that PUFcc had passed in PSA Certified Level 3 RoT Component certification.
PSA Certified | Covered by SESIP SFR |
FIRMWARE_ UPDATE | Secure Update of Platform |
CRYPTO | Cryptographic Operation |
Cryptographic Random Number Generation | |
Cryptographic Key Generation | |
ATTESTATION | Verification of Platform Identity |
Verification of Platform Instance Identity | |
Attestation of Platform Genuineness | |
PHYSICAL | Physical Attacker Resistance |
Additional | Secure Communication Support |
Secure Communication Enforcement |
Table 1. Certified SESIP SFR and corresponding PSA Certified security function
The New Version of PUFcc: Comprehensively- strengthened Physical Attacker Resistance
The new version of PUFcc which passed PSA Certified Level 3 RoT Component has significantly enhanced its anti-tamper design, particularly against physical attacks. The following physical attack protections are developed on the hard-macro portion of the platform:
- Intrinsic physical security
- Countermeasures for voltage contrast attack
- Top metal shielding
- Security-oriented IP layout
- Active sense-amplifier read protection
- Hidden and obfuscated data interface
- Unified program power to prevent electrical analysis
- Power detection of VDD/VDDIO floating
The countermeasures adopted in Verilog RTL design to resist physical attacks are shown as follows:
- Device specific data address scrambler and I/O shuffler for the OTP and PUF using its PUF
- PUF and OTP output data fault detection
- Random dummy insertion read for the PUF and OTP
- Entropy source health check
- Fault injection prevention on mode, address, and post-masking mechanism for the PUF and OTP
- Control protection with redundancy for PUFrt, public key operations (RSA/ECC), and key wrapping operations (KWP)
- Key check by cyclic redundancy check (CRC) for RSA/ECC, key bus (KB), and KWP.
- Elliptic curve point validation for public key operations (ECC)
- Exponent blinding and message blinding for modular exponentiation operations (RSA)
- Scalar blinding and projective coordinates blinding for elliptic curve operations (ECC)
- Boolean masking for block cipher (AES) and SHA-2 operations
- Dual core lock step for block cipher (AES) and SHA-2 operations
- Error detection code (EDC) for SRAM interfaces
PSA Level 3 certification marks a substantial advancement in security compared to Level 2, primarily due to three key differences: rigorous physical penetration testing, extended testing duration (35 days versus 25 days), and higher attack potential (21 versus 16), allowing for more sophisticated and invasive testing scenarios. These certifications, tailored by PSA Certified for products like PUFcc designed as trusted subsystems within larger systems, facilitate comprehensive system certification through certificate layering—a process known as "composition" by GlobalPlatform.
How PUFcc Support Clients to Achieve PSA Certified Level 3
For products striving to attain PSA Certified certification, integrating PUFcc is highly advantageous. Compared to building everything ground up, PUFcc provides critical functionalities to reduce the design effort and facilitate the system-level certification process, whether for PSA Level 2 or Level 3, especially on aspects such as firmware updates, attestation, physical security, and other items marked as “O” in Table 2’s “Support Level with PUFcc” column. Leveraging PUFcc’s crypto and hardware root of trust helps offload the design work and accelerate the certification flow. For the F. CRYPTO, PUFcc fully supports the cryptographic aspects at the anti-physical-attack level, which is a significant benefit. The rest items marked in ∆ are about the system designs that need to be completed by clients.
PSA Certified SFR | Support Level with PUFcc |
F. INITIALIZATION | O |
F. SOFTWARE_ISOLATION | ∆ |
F. SECURE_STORAGE | O |
F. FIRMWARE_UPDATE | O |
F. SECURE_STATE | O |
F. CRYPTO | ✓ |
F. ATTESTATION | O |
F. AUDIT | ∆ |
F. DEBUG | O |
F. PHYSICAL | O |
✓: Fully Supported by PUFsecurity
O: The design work can be easier by leveraging PUFcc crypto and HRoT
∆: Need to be designed by product/platform
Table 2. How PUFcc Help Client Get PSA Certified Certification
Use cases
The complete integration and CAVP-certified crypto engines have helped multiple customers’ products with their time-to-market and certification needs. One of the PUFcc’s latest adoptions is in the industrial sector. The design utilizes PUFcc for identity verification and authority management, which is essential as the product is to be deployed for enterprise usage. Securely updating software and firmware with version control is another key feature against potential attacks such as version rollback. Behind the above-mentioned operations are the key storage and management which are the foundation of the secure operations. PUFcc’s low power consumption provides an additional edge for the battery powered application. Other interesting examples include electronic devices, where customers use PUFcc to protect copyrighted assets built into the device.
Conclusion
Security has elevated from an optional feature to necessity as customers demand more protection, especially for the connected devices that are trusted to handle their private data. To assure consumers that their data is protected, the trend nowadays is for the devices be third-party certified, such as PSA Certified, to back up their security claims and to earn the public’s trust. To help solve the dilemma chipmakers face between the time to market, security implementation and certification, PUFsecurity collaborated with Arm on PSA Certified Level 3 RoT Component certification. Thus, it proves the capability of PUFcc to offer one of the highest levels of protection against substantial software and hardware attacks. And the comprehensive interfaces and the CAVP certified crypto engines make PUFcc a drop-in and play IP to help accelerate the design cycle.
About PUFsecurity
PUFsecurity is a subsidiary of eMemory and is dedicated to innovating PUF-based security solutions. By leveraging our technical acumen and achievements, including core IPs such as NeoPUF and OTP from eMemory, PUFsecurity brings PUF-based security to the market. The latest solutions include Secure OTP, Hardware Root-of-Trust Module (PUFrt), Crypto Coprocessor (PUFcc), and Flash Protection Series. PUFsecurity can quickly offer PUF-based security IP solutions with superior performance and cost-efficiency over a wide range of technology platforms with eMemory’s technology support.
For more information please visit: http://www.pufsecurity.com
If you wish to download a copy of this white paper, click here
|
PUFsecurity Hot IP
Related Articles
- Compute Express Link 3.0
- Specifying a PLL Part 3: Jitter Budgeting for Synthesis
- Architect a Next-Gen 802.11ac Wave 3 Software-Defined Modem
- Dealing with automotive software complexity with virtual prototyping - Part 3: Embedded software testing
- Optimizing embedded software for power efficiency: Part 3 - Optimizing data flow and memory
New Articles
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
- Timing Optimization Technique Using Useful Skew in 5nm Technology Node
- Streamlining SoC Design with IDS-Integrate™
- Last-Time Buy Notifications For Your ASICs? How To Make the Most of It
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- Design Rule Checks (DRC) - A Practical View for 28nm Technology
- Layout versus Schematic (LVS) Debug
E-mail This Article | Printer-Friendly Page |