English
Hardware-Assisted Verification: The Real Story Behind Capacity
By Vijay Chobisa, Senior Director of Product Management, Hardware Assisted Verification, Siemens EDA
EETimes (January 29, 2025)
While design engineers contemplate the power, performance and area calculation of an SoC design, their verification counterparts are thinking about whether the hardware emulation and prototyping platform available to them has enough capacity to complete the system-level verification task.
This is particularly true for verifying hardware functionality with complex software workloads. Here is where the concept of usable capacity is an important metric and often misunderstood—especially in the era of skyrocketing gate counts (2.5D- and 3D-IC stacking and chiplets) and massive software workloads. Verification engineers need to know, up front, that their hardware verification platform delivers required usable capacity to verify the SoC at the system level.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- Hardware-Assisted Verification: Ideal Foundation for RISC-V Adoption
- Early Interactive Short Isolation for Faster SoC Verification
- Shift Left for More Efficient Block Design and Chip Integration
- Design-Stage Analysis, Verification, and Optimization for Every Designer
- It's Just a Jump to the Left, Right? Shift Left in IC Design Enablement
New Articles
- Hardware-Assisted Verification: The Real Story Behind Capacity
- Bigger Chips, More IPs, and Mounting Challenges in Addressing the Growing Complexity of SoC Design
- SoC design: What's next for NoCs?
- How to Save Time and Improve Communication Between Semiconductor Design and Verification Engineers
- Synopsys Foundation IP Enabling Low-Power AI Processors
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- HDL Design Methods for Low-Power Implementation
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Design Rule Checks (DRC) - A Practical View for 28nm Technology