English
Hardware-Assisted Verification: The Real Story Behind Capacity
By Vijay Chobisa, Senior Director of Product Management, Hardware Assisted Verification, Siemens EDA
EETimes (January 29, 2025)
While design engineers contemplate the power, performance and area calculation of an SoC design, their verification counterparts are thinking about whether the hardware emulation and prototyping platform available to them has enough capacity to complete the system-level verification task.
This is particularly true for verifying hardware functionality with complex software workloads. Here is where the concept of usable capacity is an important metric and often misunderstood—especially in the era of skyrocketing gate counts (2.5D- and 3D-IC stacking and chiplets) and massive software workloads. Verification engineers need to know, up front, that their hardware verification platform delivers required usable capacity to verify the SoC at the system level.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- Hardware-Assisted Verification: Ideal Foundation for RISC-V Adoption
- Early Interactive Short Isolation for Faster SoC Verification
- Design-Stage Analysis, Verification, and Optimization for Every Designer
- Are you optimizing the benefits of cloud computing for faster reliability verification?
- Out of the Verification Crisis: Improving RTL Quality
New Articles
- What tamper detection IP brings to SoC designs
- RISC-V in 2025: Progress, Challenges,and What's Next for Automotive & OpenHardware
- Understanding MACsec and Its Integration
- Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
- The Critical Factors of a High-performance Audio Codec - What Chip Designers Need to Know
Most Popular
- System Verilog Assertions Simplified
- Design Rule Checks (DRC) - A Practical View for 28nm Technology
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- A Heuristic Approach to Fix Design Rule Check (DRC) Violations in ASIC Designs @7nm FinFET Technology
- Synthesis Methodology & Netlist Qualification